ATM ChipWeb logo

 

Chips
NICs
Links

New Chip
New NIC

Register
Login

About

ATM Chip Database


  • Previous: µPD98411 (NEASCOT-P40)
  • Up: List all categories

    Zarlink (Zarlink Semiconductor ) : MT90520

    8-Port Primary Rate Circuit Emulation AAL1 SAR

    The MT90520 8-Port Primary Rate Circuit Emulation AAL1 SAR allows primary rate TDM circuits to be carried over ATM networks using Circuit Emulation Services. Up to 256 bi-directional ATM VC connections can be simultaneously processed by the MT90520 CES AAL1 SAR device.

    Features

    • AAL1 Segmentation and Reassembly device compliant with Circuit Emulation Services (CES) standard (af-vtoa-0078.000)
    • Supports both Unstructured and Structured Circuit Emulation of 8 independent DS1/E1/STBUS interfaces
    • Supports AAL1 trunking, with up to 128 TDM channels per VC (af-vtoa-0089.001)
    • Supports CAS transmission and reception in all structured modes of operation
    • Supports simultaneous processing of up to 256 bidirectional Virtual Circuits
    • Supports mixed DS1/E1 operation
    • Supports mixed Unstructured and Structured CES operation
    • Fully flexible DS0 assignment
    • Complete clock recovery solution provided onchip: Synchronous, Adaptive, or Synchronous Residual Time Stamp (SRTS) via 8 independent PLLs
    • Dual-mode (ATM-end or PHY-end) UTOPIA port operates in Level 1 or Level 2 mode for connection to external PHY or ATM devices with UTOPIA clock rate up to 52 MHz

    Typical Applications

    • B-ISDN (Broadband ISDN) systems requiring flexible N x 64kbps transport
    • Systems requiring af-vtoa-0078.000 (ATM Forum CES v2.0) ?DS1 or E1 Nx64 Basic Service?, ?DS1 or E1 Nx64 Service with CAS?, or ?DS1 or E1 Unstructured Service? - flexible CES allows one-board solution to support multiple CES modes
    • Systems requiring af-vtoa-0089.001 (ATM Forum - ATM Trunking Using AAL1 for Narrowband Services) - transport of up to 128 channels per VC
    • DSLAM
    • IAD
    • Voice gateway
    • NGDLC
    • ATM Public Network access for PBX or CO

    Technology: CMOS
    Package: PBGA 456 Pin


    external WWW: http://www.zarlink.com

    external PDF: http://assets.zarlink.com/products/datasheets/zarlink_MT90520_SEP_02.pdf


    If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
ChipWeb Home

Last update: 14.11. 2009
Last link check: 01.03. 2006
All registered names and trademarks are the property of their respective owners.
No guarantee is given and no responsibility is taken for the information provided.
© 2024     Thomas Martin Knoll  knoll@chipweb.de   Impressum   Datenschutz
back Kirche Reichenbach Vogtland